`ifndef HALFADDR_V
`define HALFADDR_V

`include "xor.v"
`include "and.v"

module HalfAddr(input a, b, output sum, carry);
    Xor xor1(a, b, sum);
    And and1(a, b, carry);
endmodule

`endif